ICODE-ADC/lammps
4
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add thread fence in kernel to fix Volta indeterminacy

Browse Source
This commit is contained in:
Vsevak
2019-12-07 01:16:39 +03:00
parent a2f9fa8e78
commit 4a51e1660f
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
lib/gpu/lal_lj_tip4p_long.cu
View File

@ -271,6 +271,7 @@ __kernel void k_lj_tip4p_long(const __global numtyp4 *restrict x_,
iH2 = hneigh[i*4+1];
if(fabs(m[iO].w) <= eq_zero) {
compute_newsite(iO,iH1,iH2, &m[iO], alpha, x_);
__threadfence();
m[iO].w = qtmp;
}
x1 = m[iO];
@ -283,6 +284,7 @@ __kernel void k_lj_tip4p_long(const __global numtyp4 *restrict x_,
if(fabs(m[iO].w) <= eq_zero) {
compute_newsite(iO,iH1,iH2, &m[iO], alpha, x_);
numtyp qO; fetch(qO,iO,q_tex);
__threadfence();
m[iO].w = qO;
}
}
@ -341,6 +343,7 @@ __kernel void k_lj_tip4p_long(const __global numtyp4 *restrict x_,
jH2 = hneigh[j*4+1];
if (fabs(m[j].w) <= eq_zero) {
compute_newsite(j, jH1, jH2, &m[j], alpha, x_);
__threadfence();
m[j].w = qj;
}
x2 = m[j];